ABSTRACT: A high speed, low power 16:1 serializer has been developed with a commercial 0.25 μm silicon-on-sapphire CMOS technology. The serializer operates from 4.0 to 5.7 Gbps. The total jitter is 62 ps and the eye opening of the bathtub curve is 122 ps at bit error rate of 10 -12 at 5 Gbps. Power consumption is 463 mW at 5 Gbps. A proton beam test indicates the serializer is suitable for applications in high energy physics experiments.
Introducion
The optical data links for the ATLAS liquid argon (LAr) calorimeter between the front-end boards (FEBs) and the back-end electronics consist operate at 1.6 gigabit per second (Gbps) per fiber channel [1] . In the ATLAS LAr calorimeter readout electronics upgrade for the sLHC, it is proposed to remove the analog Level-1 trigger sum from FEB and transmit continuously digitized data off the detector. Consequently, the data rate of the optical links increases from 1.6 Gbps to about 100 Gbps per FEB. The total data rate of 1524 FEBs reaches 150 Tbps [2] . However, the data rate of G-Link or GOL [3] [4] currently used in high energy physics experiments is 1.6 Gbps, too slow for the upgrade. Thus for the LAr calorimeter readout system, a high speed serializer working on detector is required. More than that, the running experiences of ATLAS experiments indicate that optical links in radiation environment are still fragile [5] . When an optical link carries multiple Gbps data stream, it is very important to improve the link reliability with redundancy.
A commercial 0.25 μm silicon-on-sapphire (SOS) CMOS technology has been evaluated to be suitable for the development of application specific integrated circuits (ASICs) for particle physics front-end readout systems [6] [7] . Based on the SOS CMOS technology we have developed a 5 Gbps 16:1 serializer, named as LOCs1. Cooperated with a 64/66 encoder, the serializer can provide close to 5 Gbps effective bandwidth. In this paper we present the design and test results of the serializer. We also present the initial design of a six-lane, 10 Gbps each lane serializer array with redundancy.
Design
The serializer consists of a serializing unit, a phase lock loop (PLL) clock generator and a CML driver as shown in Figure 1 . The serializing unit multiplexes 16 bit parallel LVDS data into a serial bit stream. The serializer unit extends 2:1 multiplexers to a 16:1 one with binary tree architecture. Only the last 2:1 multiplexer needs to be optimized to work at the highest speed or 2.5 GHz. Two complimentary 2.5 GHz clock signals are required to speed up the D-flip-flop in the last 2:1 multiplexer. To achieve good immunity of the single-event effects (SEEs), we use large size transistors and static D-flip-flops in the whole design. With a 312.5 MHz reference clock input, the PLL clock generator provides 2.5 GHz, 1.25 GHz, 625 MHz, and 312.5 MHz clock signals to the serializing unit. A multiple-loop differential ring oscillator is used to boost the operating frequency of voltage control oscillator (VCO). The PLL loop bandwidth is programmable for adapting different reference clock qualities. The PLL can be configured to lock to either the rising or falling edge of the reference clock. This edge-selection feature is useful for the users to latch data with optimal timing. The CML driver can drive 50 Ω transmission lines.
The serializer occupies about 50% area of a 3×3 mm 2 die as shown in Figure 1 . All the I/O pins have electrostatic discharge (ESD) protection except the high speed serial data output pins. 
Test results

Test in laboratory
In the laboratory test, a field-programmable gate array (FPGA) based board provides 16 bit parallel data and a clock signal to a dedicated chip carrier board through a twisted pair cable. We measured the high speed serial data parameters through the SMA connectors on board with an oscilloscope and a bit error rate tester (BERT). Among the 12 assembled carrier boards, 7 boards work and the other 5 boards do not. Four carrier boards have power supply problems and one board has one stuck bit in the input data. We are going to investigate whether these problems are from ASIC fabrication or wire bonding in the future.
We performed jitter measurements with 2 7 -1 pseudorandom binary sequence (PRBS) data pattern using oscilloscope software (Tektronix TDSJIT3). Using a commercial BERT (Anritsu Model MP1764C), we measured the bathtub curves. An eye diagram and a bathtub curve are shown in Figure 2 . The BER of all the seven boards are better than 10 -12 in the data range from 4.0 to 5.7 Gbps. The parameters shown in Table 1 are measured at 5 Gbps except the upper and lower working limit. 61.6±6.9
Random jitter (RMS, ps) 2.6±0.6
Deterministic jitter (peak-peak, ps) 33.4±6.7
Eye opening at BER of 10 -12 (ps) 122±18
Power consumption (mW) 463±7
Upper working limit (Gbps) 3.9±0.1
Lower working limit (Gbps) 5.9±0.1 Table 1 : Average values and standard deviation of the measured parameters of seven working boards
Figure 2. Eye diagram (left) and bathtub curve (right) at 5 Gbps
We also measured the jitter tolerance with a VBERT, a custom BERT [8] . During the measurements, LOCs1 is the serializer and an Altera Stratix II GX based board works as the deserializer and the error detector. With sinusoidal jitter injected at the reference clock of LOCs1, the measured jitter tolerance at BER of 10 -12 and 5 Gbps is larger than 1.8 unit intervals (UI) when the injected jitter frequency is from 0.7 to 1.56 MHz. The measured jitter tolerance is larger than that specified in the Fibre Channel standard [9] , suggesting that the link is robust and not sensitive to the reference clock jitter.
Radiation test
We performed a radiation test with a 200 MeV proton beam at Indian University Cyclotron Facility. The test setup is shown in Figure 3 . The VBERT system for online error detection was placed in an area shielded by lead bricks. We put two LOCs1 carrier boards in the beam and another one in the shielded area as a reference. To test the possible angle effects, the angle between the beam incident direction and die surface normal was set at 0, 30, 45, or 60 degree during the radiation test. The boards accumulated 90% fluence when their angles were kept at 60 degree. Because the number of the single-event upsets (SEUs) were small, we did not observe any statistically significant dependence on angles. The test had lasted for 12 hours in the beam and we kept the test system running for 15 hours after the beam off. We did not observe any bit error in the annealing time. The LOCs1 power currents changed less than 6% during the beam time and annealing time. This means the total ironizing dose (TID) effects are negligible for our application. We observed two types of SEUs: single bit errors and synchronization errors. The numbers of the observed SEUs are shown in Table 2 . We observed five single bit error events in total which did not affect the link status afterwards. The extrapolated BER for the single bit errors is 1.6×10 -18 at sLHC ATLAS LAr calorimeter. When a synchronization error event occurred, there were a burst of bit errors in a short duration. After the burst of bit errors, the received data had one bit shift comparing to the generated PRBS data for error checking in the error detector. The bit shift was removed when the receiver was reset for a word alignment. The duration distribution of the burst errors is shown in Figure 4 . Because the burst of bit errors lasts only several tens bits, for each synchronization error event, the link can be recovered on the receiver side without many bit loss. The extrapolated number of synchronization error events is less than 3 at the ATLAS LAr calorimeter in the whole sLHC life time. 
Future work
To meet the challenge of 100 Gbps data rate per FEB, parallel optical links are studied. The parallel optical links use two 6-lane 10 Gbps serializer array chips and a 12-way fiber ribbon for each FEB. By adding a switch network on the input data path of the serializer array, one of the 6 serializers can be configured as a redundant channel to improve the optical link system reliability, as shown in Figure 5 . The serializer marked in grey color is configured as a redundant channel. The critical component of the serializer array is a 10 Gbps serializer. By using the same architecture as shown in Figure 1 , the 5 GHz PLL clock unit, the clock buffer, the high speed divider, the last stage 2:1 multiplexer and the CML driver need to be redesigned. We have implemented a LC PLL on the same die as LOCs1 and the test results indicate that it can provide 5 GHz low jitter clock signal with low power consumption. The CML driver used in the LOCs1 is measured to be able to work up to 8.5 Gbps with no bit error. We plan to improve the bandwidth of the CML driver using the inductive peaking technology. The design of the CML buffer has started and the preliminary simulation results manifest that the approach is promising.
Conclusion
We have designed a 5 Gbps serializer for the ATLAS LAr calorimeter readout optical link upgrade based on a commercial SOS CMOS technology. The laboratory and radiation tests indicate that we have achieved our design goals. The 6-lane 10 Gbps serializer array is under development and the initial studies on several critical components are promising.
